

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/803,714	03/18/2004	S. Brandon Keller	200311780-1	6981
22879	7590 05/09/2006		EXAMINER	
	PACKARD COMPAN	LEVIN, NAUM B		
P O BOX 2724	100, 3404 E. HARMON	Y ROAD		
INTELLECTUAL PROPERTY ADMINISTRATION			ART UNIT	PAPER NUMBER
FORT COLLI	NS, CO 80527-2400		2825	

DATE MAILED: 05/09/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

				Ø.			
		Application No.	Applicant(s)	0			
		10/803,714	KELLER ET AL.				
Office Action	n Summary	Examiner	Art Unit				
		Naum B. Levin	2825				
The MAILING DAT Period for Reply	E of this communication app	ears on the cover sheet with the c	orrespondence ad	ddress			
WHICHEVER IS LONGE  - Extensions of time may be availa after SIX (6) MONTHS from the If NO period for reply is specified  - Failure to reply within the set or of	R, FROM THE MAILING DA able under the provisions of 37 CFR 1.13 mailing date of this communication. above, the maximum statutory period we extended period for reply will, by statute, later than three months after the mailing	Y IS SET TO EXPIRE 3 MONTH( ATE OF THIS COMMUNICATION 66(a). In no event, however, may a reply be tim rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI date of this communication, even if timely filed	i. lely filed the mailing date of this of O (35 U.S.C. § 133).				
Status							
1) Responsive to com	munication(s) filed on 18 Ma	arch 2004.					
2a) ☐ This action is FINA		action is non-final.					
,		ice except for formal matters, pro <i>x parte Quayle</i> , 1935 C.D. 11, 45		e merits is			
Disposition of Claims							
4)⊠ Claim(s) <u>1-24</u> is/ard	e pending in the application.						
4a) Of the above cla	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/a	are allowed.						
6)⊠ Claim(s) <u>1-24</u> is/ard	⊠ Claim(s) <u>1-24</u> is/are rejected.						
7) Claim(s) is/a	are objected to.						
8) Claim(s) are	subject to restriction and/or	election requirement.					
Application Papers							
9) The specification is	objected to by the Examiner	· ·					
10)⊠ The drawing(s) filed	on <u>18 March 2004</u> is/are: a	a)⊠ accepted or b)⊡ objected to	by the Examine	r.			
Applicant may not re	quest that any objection to the o	drawing(s) be held in abeyance. See	37 CFR 1.85(a).				
Replacement drawing	sheet(s) including the correcti	on is required if the drawing(s) is obj	ected to. See 37 C	FR 1.121(d).			
11)☐ The oath or declara	tion is objected to by the Ex	aminer. Note the attached Office	Action or form P	TO-152.			
Priority under 35 U.S.C. § 1	19						
12)  Acknowledgment is a)  All b)  Some	<del>-</del>	priority under 35 U.S.C. § 119(a)	-(d) or (f).				
1. Certified cop							
2. Certified cop							
3. ☐ Copies of the							
application fr	om the International Bureau	(PCT Rule 17.2(a)).					
* See the attached det	ailed Office action for a list of	of the certified copies not receive	d.				
Attachment(s)							
1) Notice of References Cited (P		4) Interview Summary					
<ul> <li>2) Notice of Draftsperson's Pate</li> <li>3) Information Disclosure Statem</li> </ul>		Paper No(s)/Mail Da 5) Notice of Informal Pa		O-152)			
Paper No(s)/Mail Date <u>03/18/6</u>		6) Other:	, ,	,			

Application/Control Number: 10/803,714 Page 2

Art Unit: 2825

#### **DETAILED ACTION**

This office action is in response to application 10/803,714 filed on 03/18/2004.
 Claims 1-24 remain pending in the application.

### Claim Objections

2. Claim 1 is objected to because following informalities:

Applicant must clarify what is "the circuit" on line 3 (said VLSI circuit/the VLSI circuit?).

3. Claim 9 is objected to because following informalities:

Applicant must clarify what is "the circuit" on line 3 (said VLSI circuit/the VLSI circuit?).

4. Claim 17 is objected to because following informalities:

Applicant must clarify what is "the circuit" on line 4 (said VLSI circuit/the VLSI circuit?).

Appropriate corrections are required.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Huang et al. (US Patent 5,446,676).

Art Unit: 2825

6. As to claims 1, 9 and 17 Huang discloses:

(1) A method of using a software tool to analyze a VLSI circuit, the method comprising (col.4, II.10-13, Fig. 1):

prior to initiating analysis of the circuit (After completing preprocessing in block 208, simulator 22 constructs static channel connected components in block 210 based on netlist 20, as shown in FIG. 8. A channel connected component ("CCC") is a set of nodes and transistors interconnected through transistor channels - col.11, II.55-61, Figs. 10, 12), performing a <u>complexity check</u> on the circuit (each newly-created CCC is <u>evaluated</u> for node <u>quantity</u> – col.13, II.31-32) (col.11, II.55-65; col.13, II.20-32);

responsive to the circuit <u>failing</u> the complexity check, <u>aborting</u> analysis of the circuit (All transistors associated with a CCC <u>found to exceed</u> the aforementioned node <u>threshold</u> are classified dynamic by marking "static" flag 138 for each transistor <u>false</u> (see FIG. 9 and Table 2). The <u>"large" CCC</u> structure is then <u>discarded</u> –col.13, II.32-36); and

responsive to the circuit passing (static CCCs) the complexity check (col.13, II.48-52):

initiating <u>analysis</u> of the circuit (input events" are initially inserted into the event wheel of the simulator (simulator and <u>analyzer</u> 22 – col.6, II.36-37) at block 214.

These <u>events are</u> simply input vectors created <u>to initiate the simulation</u> – col.14, II.7-10) (col.14, II.4-11); and

continuing analysis of the circuit until expiration of a predetermined time

Application/Control Number: 10/803,714

Art Unit: 2825

period following the initiating (After event processing for x is complete, the program scans the event wheel for the next pending event in block 222, repeating the process shown in FIG. 8 until the next-pending-event time exceeds total simulation time, at which point, simulator 22 terminates the simulation - col.14, II.35-40) (col.4, II.18-19; col.14, II.10-40);

(9) A computer-implemented tool for analyzing a VLSI circuit, comprising (col.4, II.10-13, Fig. 1):

means (simulator, Fig.1) for performing a complexity check on the circuit prior to initiating analysis thereof (col.11, II.55-65; col.13, II.20-32);

means (simulator, Fig.1) responsive to the circuit failing the complexity check for aborting analysis of the circuit (col.13, II.32-36);

means responsive (simulator, Fig.1) to the circuit passing the complexity check for initiating analysis of the circuit (col.13, II.48-52; col.14, II.4-11); and

means (simulator, Fig.1) for continuing the analysis for a predetermined time period (col.4, II.18-19; col.14, II.10-40);

(17) A computer-readable medium operable with a computer to analyze a VLSI circuit, the medium having stored thereon (col.4, II.10-13; col.6, II.56-66, Fig. 1):

instructions executable by the computer for performing a complexity check on the circuit prior to initiating analysis thereof (col.11, II.55-65; col.13, II.20-32);

instructions executable by the computer responsive to the circuit failing the complexity check for aborting analysis of the circuit (col.13, II.32-36); and

Page 5

Application/Control Number: 10/803,714

Art Unit: 2825

instructions executable by the computer responsive to the circuit passing the complexity check for initiating analysis of the circuit and continuing analysis the circuit until expiration of a predetermined time period following the initiating (col.4, II.18-19; col.13, II.48-52; col.14, II.4-40).

- 7. <u>As to claims 2-8, 10-16 and 18-24 Huang recites:</u>
- (2), (6), (7), (10), (14), (15), (18), (22), (23) The method/tool/program further comprising halting analysis of the circuit (col.14, II.33-40);
- (3), (11), (19) The method/tool/program further comprising saving data generated during the responsive analysis (col.6, II.35-41);
- (4), (12), (20) The method/tool/program comprises determining whether a number of transistors exceeds a preselected threshold value (col.13, II.32-37);
- (5), (13), (21) The method/tool/program comprises determining whether a number of possible logical paths through the circuit exceeds a preselected threshold value (col.13, II.20-29);
- (5), (13), (21) The method/tool/program comprises initiating a process for verifying reliable operation (Overheated chips and electron migrations in metal lines are but two of the most prominent problems col.2, II.16-18) of the circuit (col.2, II.14-30).

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Naum B. Levin whose telephone number is 571-272-1898. The examiner can normally be reached on M-F (8:00-4:30).

Application/Control Number: 10/803,714 Page 6

Art Unit: 2825

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

NL

Mundo THULL DO Primary examiner. 5/02/2006